Abstract-In the present work, the effect of the gateto-drain capacitance (C gd ) on the noise performance of a symmetric tied-gate In 0.52 Al 0.48 As/In 0.53 Ga 0.47 As double-gate HEMT is studied using an accurate charge control based approach. An analytical expression for the gate-to-drain capacitance is obtained. In terms of the intrinsic noise sources and the admittance parameters (Y 11 and Y 21 which are obtained incorporating the effect of C gd ), the various noise performance parameters including the Minimum noise figure and the Minimum Noise Temperature are evaluated. The inclusion of gate-todrain capacitance is observed to cause significant reduction in the Minimum Noise figure and Minimum Noise Temperature especially at low values of drain voltage, thereby, predicting better noise performance for the device.
I. INTRODUCTION
InAlAs/InGaAs double-gate HEMTs have proved to be the most promising candidates for the future ultra-high frequency and low-noise applications with the maximum frequency of oscillation (f max ) as high as 286 GHz and the extrinsic Minimum Noise Figure (NF min ) as low as 2.1 dB at the operating frequency of 94 GHz reported for the 100 nm gate-length device [1] [2] [3] [4] [5] [6] [7] . However, for improving the accuracy of microwave and millimeterwave circuit design, a comprehensive and accurate active device model is imperative. The authors in their recent work proposed a charge control model based on Pucel's noise theory [8] [9] [10] for the noise performance evaluation of a symmetric tied-gate InAlAs/InGaAs double-gate HEMT [11] . Superior noise performance was observed for the DG-HEMT as compared to the SG-HEMT in terms of lower noise resistance and lower Minimum Noise Figure. The analytical results thereby obtained for the operating frequency of 94 GHz and at a high drain voltage of 0.5V were observed to show good agreement with the ATLAS device simulation results [12] and the earlier reported Monte Carlo simulation and experimental results [1] . In that approach the effect of the gate-to-drain capacitance (C gd ) on the noise performance of the device was not taken into account. However, at lower value of drain voltages, i.e., under low field conditions, the gatedrain capacitance exhibits a very high value. Therefore, it can have a very significant effect on the noise performance of the device which must be incorporated in the analytical model for accurate evaluation of Minimum Noise Figure and other noise performance parameters.
In several other analytical noise models also which have been previously developed for the accurate noise performance evaluation, the effect of the gate-to-drain capacitance has been neglected [13, 14] . A noise model proposed by Cappy [15] , although includes the effect of C gd , is not suited for device design due to its numerical approach.
In the present work, the effect of gate-to-drain capacitance (C gd ) has been incorporated in the analytical model and its effect on the noise performance of the device is investigated. Analytical expression for the gateto-drain capacitance is obtained. Drain noise coefficient (P), gate-noise coefficient (R) and the correlation coefficient (C) are then evaluated in terms of the intrinsic noise sources and the gate-to-drain capacitance dependent admittance parameters (Y 11 and Y 21 ). The inclusion of gate-to-drain capacitance in the analytical model is observed to result in improved noise performance of the device in terms of reduced Minimum Noise Figure and Minimum Noise Temperature. However, at the same time, it leads to lower cut-off frequency (f T ).Therefore, while, higher gate-to-drain capacitance leads to improved noise performance, a lower value of C gd is required for a higher cut-off frequency. Fig. 1 
II. CHARGE CONTROL MODEL
where, /V.s), L g is the gate-length (=100 nm) and Z is the channel width (=100 µm).
The equality of the linear region drain current and saturation region drain current at x=L 1 , gives the expression for linear region length as: This point x=L 1 along the channel (at which the critical electrical field is reached) shifts towards the source side (x=0) with increase in V ds which in-turn leads to increase in the saturation region length (L 2 ). Therefore, L 2 increases with increase in drain-source voltage and eventually approaches saturation at high values of V ds . A greater saturation region length leads to higher drain current and transconductance which in turn results in better RF and noise performance in terms of higher cutoff frequency and lower Minimum Noise Figure. In the previous work [7] , the transfer characteristics (I dS vs V gs ) of 100 nm gate-length InAlAs/InGaAs singlegate (SG) and symmetric tied-geometry double-gate (DG) HEMT obtained using the analytical model were compared and found to agree well with the experimental measurements reported by Vasallo et.al. [2] , thereby, proving the validity of the proposed model.
The various small-signal parameters including transconductance (g m ), drain resistance (r d ) and gatesource capacitance (C gs ) used in the noise performance characterization of the device are obtained following directly the detailed analysis already given in [11, 17] and are expressed as:
where
where ( )
III. INFLUENCE OF GATE-TO-DRAIN CAPACITANCE
The conventional equivalent circuit used for noise performance evaluation [8, 11] is shown with solid lines in Fig. 2 , whereas in our present model, an additional gate-to-drain capacitance (C gd ), is added, which is denoted by dotted line.
Gate-to-drain Capacitance which is defined as the rate of change of total charge in the 2DEGs with respect to drain-to-source voltage (V ds ) when the gate-source voltage (V gs ) is constant is expressed as: 
where Q 1 is the total charge in the linear region I obtained using (1) 
and Q 2 is the total charge in the saturation region II obtained using (1) as:
Therefore, substituting (8) and (9) in (7), we obtain the total gate-to-drain capacitance as: 
and the cut-off frequency (f T ) of the device is given as:
The short circuit admittance parameters Y 11 (input admittance) and Y 21 (forward transfer admittance) are expressed in terms of transconductance (g m ), gate-source capacitance (C gs ) and gate-drain capacitance (C gd ) as: IV. INTRINSIC NOISE SOURCES
Drain Noise Current
Following the detailed analysis already presented in [11] the open circuit drain voltage fluctuation due to Johnson Noise in linear region (I) is expressed as:
and the open circuit drain voltage fluctuation due to diffusion noise in the saturation region (II) is expressed as:
where L 2 = L g -L 1 = saturation region length, ∆f = bandwidth, T o = 300 K , δ = noise temperature constant (=1), D = diffusion coefficient ( = 35 cm 2 /s ) and b is the effective channel thickness expressed as:
Then, the mean square drain noise current is expressed as: 
V. NOISE PERFORMANCE PARAMETERS
The intrinsic admittance parameter dependent drain noise coefficient (P), gate-noise coefficient (R) and correlation coefficient (C) can be written as follows: 
The drain noise conductance (g dn ) and the gate noise conductance (g gn ) are expressed in terms of noise coefficients and admittance parameters as [17] [18] [19] :
The noise conductance (g n ), noise resistance (r n ) and the correlation impedance (Z c ) are given by: (1 ) Fig. 3 shows the variation of Gate-to-drain capacitance with drain voltage (V ds ) for different gate voltages. It is observed that the gate-to-drain capacitance decreases very rapidly with increase in the drain voltage and eventually saturates at higher value of V ds. The saturation of gate-to-drain capacitance is attributed to saturation in the drain current at higher V ds . Therefore, due to very high value of C gd at low values of drain voltage, its inclusion in the equivalent circuit for noise modeling is expected to cause a significant impact on the various noise performance parameters of the device especially at low values of drain voltage. Lower value of gate-to-drain capacitance is observed for lower value of V gs due to decrease in the carrier concentration. Fig. 4(a) shows the variation of the Drain Noise Coefficient (P) with gate voltage for different drain voltages (V ds ). At higher values of drain voltage, a lower value of P is observed. This is due to increased transconductance (g m ) and higher value of drain resistance at a higher drain voltage. The inclusion of the gate-to-drain capacitance (C gd ) results in higher magnitude of forward transfer admittance (Y 21 ) which in turn leads to lower values of P especially at lower values of drain voltages. Fig. 4(b) shows the value of P with and without the inclusion of C gd at V gs =-0.1 V and for V ds =0.1 V, 0.2 V and 0.5 V .It is observed that the reduction in the value of P with inclusion of gate-drain capacitance is greater for lower value of drain voltages at which C gd exhibits a higher value.
VI. RESULTS & DISCUSSION
From Fig. 5(a) it is observed that the gate-noise coefficient (R) is lower for lower drain voltage. This occurs due to lower value of transconductance (g m ) at lower drain voltage which results in lower magnitude of forward transfer admittance (Y 21 ). In addition to this, it is observed that the inclusion of the gate-to-drain capacitance (C gd ) leads to further reduction in the values of the R. This is attributed to the higher magnitude of input admittance (Y 11 ) which is seen to dominate due to the fact that the R is inversely proportional to the square of the magnitude of Y 11 . gate-to-drain capacitance is observed to be more prominent for lower values of drain voltage. Fig. 6 shows the variation of Correlation Coefficient (C) with gate voltage for different values of drain voltage. Although, the drain noise coefficient (P) and the gate noise coefficient (R) decrease with the inclusion of gateto-drain capacitance, it is observed to cause no significant effect on the correlation coefficient (C). Lower value of C is observed for higher value of drain voltage which is attributed to the reduced correlation between the thermal noise induced drain noise current and gate noise current in the linear region. [1] . The increase in NF min and T min at low values of drain current occurs due to decrease in transconductance (g m ) which results in the increase in the drain noise coefficient (P) and also due to the reduction in the gate-source capacitance (C gs ) which leads to higher value of gate noise coefficient (R). At higher drain current, the increase in the NF min and T min is attributed to increase in the diffusion noise. with gate-length at different values of drain voltages. The cut-off frequency is observed to increase with decrease in gate-length. This is attributed to the decrease in the gateto-source capacitance (C gs ) with reduction in gate-length. The inclusion of C gd in the evaluation of f T results in lower value of cut-off frequency. This reduction in the cut-off frequency with the inclusion of C gd is more prominent at low drain voltages at which the magnitude of C gd is very high. Therefore, a lower value of C gd is desirable for a higher cut-off frequency. 
V. CONCLUSIONS
In the present work, the effect of the gate-drain capacitance (C gd ) has been incorporated in the earlier proposed charge control based noise model for a more accurate evaluation of the Minimum Noise Figure and Minimum Noise Temperature, especially at a lower values of drain voltage at which the value of C gd is very high to cause a significant impact on the noise coefficients and hence on the overall noise performance of the device. While, the incorporation of feedback capacitance (C gd ) in the equivalent circuit model at low drain voltage predicts better noise performance in terms of lower minimum noise figure, at the same time, it also predicts lower cut-off frequency.
Therefore, at low values of V ds , the impact of the gatedrain capacitance (C gd ) (which represents the level of feedback) should not be neglected for accurate evaluation of RF and noise performance of the device (in terms of various figures of merit such as NF min and f T ) that corresponds well with the experimental measurements. 
